## Breadboard logic

Tobias Eckert, Simon Pirkelmann



January 13th, 2020

## Outline

Boolean logic and basic gates

Binary addition

Memory

## Basic logic operation

- Two states TRUE and FALSE (also written as $\mathbf{1}$ and $\mathbf{0}$ )
- Boolean logic describes logical operations
- NOT | A | Y |
| :---: | :---: |
| 0 | 1 |
|  | 1 | 0
- AND $\begin{array}{cc|c}\mathrm{A} & \mathrm{B} & \mathrm{Y} \\$\cline { 2 - 4 } \& 0 \& 0 <br> \hline \& 0 <br> \& 1 \& 0 <br> 0 \& 1 \& 0 <br> \& 1 \& 1\end{array}$)$
- OR |  | $A$ | $B$ | $Y$ |
| :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 |
|  | 1 | 0 | 1 |
|  | 0 | 1 | 1 |
|  | 1 | 1 | 1 |

|  | A B | Y |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 0 |  |
| - XOR | 10 | 1 |  |
|  | 01 | 1 |  |
|  | 11 | 0 |  |
|  | A B |  | Y |
|  | 00 |  | 1 |
| - NAND | 10 |  | 1 |
|  | $0 \quad 1$ |  | 1 |
|  | 11 |  | 0 |

- In electronics boolean states are represented by different voltage levels, e.g. FALSE $=0 \mathrm{~V}, \mathbf{T R U E}=5 \mathrm{~V}$


## Breadboard



## Breadboard



NOT gate (inverter)


NOT gate (inverter)


NOT gate (inverter)


Symbol:


## AND gate



## AND gate



## AND gate



## AND gate



OR gate


OR gate


OR gate


NAND gate


## Building some gates with other gates

XOR gate


## Building some gates with other gates

## XOR gate



Alternatively using only NAND gates:


## Building some gates with other gates

## XOR gate



Alternatively using only NAND gates:


## Binary addition

- Adding two 1-bit numbers:

| $A$ | $B$ | $Y$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 10 |

## Binary addition

- Adding two 1-bit numbers:

| A | B | $Y$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 0 | 1 | 1 |  |
| 1 | 1 | 10 | $\leftarrow 2$ bit output: CARRY and SUM |

## Binary addition

- Adding two 1-bit numbers:

| A | B | C | S |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |$\leftarrow 2$ bit output: CARRY and SUM

## Binary addition

- Adding two 1-bit numbers:

| A | B | C | S |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

- Can be implemented with one AND gate and one XOR gate:



## Full Adder

If we want to add N -bit numbers we have to account for the carry bit of lower-valued digits

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{\text {in }}$ | $\mathbf{C}_{\text {out }}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## Full Adder

If we want to add N -bit numbers we have to account for the carry bit of lower-valued digits

## Full Adder

If we want to add N -bit numbers we have to account for the carry bit of lower-valued digits


Symbol for full adder:


## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  |  |  | 0 |

SUM:

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  |  |  | 0 |
| SUM: |  |  |  | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  |  | 0 | 0 |
| SUM: |  |  |  | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  |  | 0 | 0 |
| SUM: |  |  | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  | 1 | 0 | 0 |
| SUM: |  |  | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: |  | 1 | 0 | 0 |
| SUM: |  | 0 | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 0 | 0 |
| SUM: |  | 0 | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: | 1 | 0 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| B: | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 0 | 0 |
| SUM: | 1 | 0 | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: |  | 1 | 0 | 1 | 1 |
| ---: | ---: | ---: | ---: | ---: | ---: |
| B: |  | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 1 | 0 | 0 |
| SUM: |  | 1 | 0 | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: |  | 1 | 0 | 1 | 1 |
| ---: | ---: | ---: | ---: | ---: | ---: |
| B: |  | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 1 | 0 | 0 |
| SUM: | 1 | 1 | 0 | 0 | 1 |

## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: |  | 1 | 0 | 1 | 1 |
| ---: | ---: | ---: | ---: | ---: | ---: |
| B: |  | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 1 | 0 | 0 |
| SUM: | 1 | 1 | 0 | 0 | 1 |

- nibble ripple carry adder:



## Building a N-bit adder

- Adding two N -bit binary numbers:

| A: |  | 1 | 0 | 1 | 1 |
| ---: | ---: | ---: | ---: | ---: | ---: |
| B: |  | 1 | 1 | 1 | 0 |
| CARRY: | 1 | 1 | 1 | 0 | 0 |
| SUM: | 1 | 1 | 0 | 0 | 1 |

- nibble ripple carry adder:

- Note: propagation delay of full adders


## S-R latch



- Can be used to store 1 bit of information


## Gated S-R latch

- S-R latch should only change state when certain conditions are met (e.g. on clock pulse) $\rightarrow$ gated S-R latch

- output $\mathbf{Q}$ can only change when EN is HIGH


## (Transparent) D latch

- Problem of "forbidden" state $\mathbf{R}=\mathbf{S}=1$ for $\mathrm{S}-\mathrm{R}$ latch $\rightarrow$ D latch prevents this from happening


Symbol:


## D flip-flop

- Only want the state $\mathbf{Q}$ to change at specific point in time
- Implemented using two latches in master-slave configuration:

- Q changes only on falling edge of the CLK signal

