Current board state

This commit is contained in:
Lynn Ochs 2020-09-25 02:02:17 +02:00
parent 1912b084cd
commit 958a0a00ba
17 changed files with 2543 additions and 5075 deletions

2
Board/.gitattributes vendored Normal file
View File

@ -0,0 +1,2 @@
*.pro filter=kicad_project
*.sch filter=kicad_sch

3
Board/.gitignore vendored Normal file
View File

@ -0,0 +1,3 @@
_autosave-*
*-bak
*-bak.???

View File

@ -72,6 +72,40 @@ X GND 3 0 -300 100 U 50 50 1 1 W
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Board-rescue_USB4110-GF-A-lib
#
DEF Board-rescue_USB4110-GF-A-lib J 0 40 Y Y 1 L N
F0 "J" -500 450 50 H V L BNN
F1 "Board-rescue_USB4110-GF-A-lib" -500 -600 50 H V L BNN
F2 "GCT_USB4110-GF-A" 0 0 50 H I L BNN
F3 "GCT" 0 0 50 H I L BNN
F4 "A" 0 0 50 H I L BNN
F5 "3.26 mm" 0 0 50 H I L BNN
F6 "Manufacturer Recommendations" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -500 -500 -500 400 N
P 2 0 0 10 -500 400 500 400 N
P 2 0 0 10 500 -500 -500 -500 N
P 2 0 0 10 500 400 500 -500 N
X GND A1/B12 700 -400 200 L 40 40 0 0 W
X VBUS A4/B9 700 300 200 L 40 40 0 0 W
X CC1 A5 -700 100 200 R 40 40 0 0 B
X DP1 A6 -700 0 200 R 40 40 0 0 B
X DN1 A7 -700 -100 200 R 40 40 0 0 B
X SBU1 A8 -700 -200 200 R 40 40 0 0 B
X GND B1/A12 700 -400 200 L 40 40 0 0 W
X VBUS B4/A9 700 300 200 L 40 40 0 0 W
X CC2 B5 700 100 200 L 40 40 0 0 B
X DP2 B6 700 0 200 L 40 40 0 0 B
X DN2 B7 700 -100 200 L 40 40 0 0 B
X SBU2 B8 700 -200 200 L 40 40 0 0 B
X GND S1 700 -400 200 L 40 40 0 0 W
X GND S2 700 -400 200 L 40 40 0 0 W
X GND S3 700 -400 200 L 40 40 0 0 W
X GND S4 700 -400 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
# Connector_Conn_01x02_Female # Connector_Conn_01x02_Female
# #
DEF Connector_Conn_01x02_Female J 0 40 Y N 1 F N DEF Connector_Conn_01x02_Female J 0 40 Y N 1 F N
@ -171,64 +205,6 @@ X Pin_8 8 300 -200 150 L 50 50 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Connector_USB_C_Receptacle_USB2.0
#
DEF Connector_USB_C_Receptacle_USB2.0 J 0 40 Y Y 1 F N
F0 "J" -400 750 50 H V L CNN
F1 "Connector_USB_C_Receptacle_USB2.0" 750 750 50 H V R CNN
F2 "" 150 0 50 H I C CNN
F3 "" 150 0 50 H I C CNN
$FPLIST
USB*C*Receptacle*
$ENDFPLIST
DRAW
A -275 -150 75 -1799 -1 0 1 20 N -350 -150 -200 -150
A -275 -150 25 -1799 -1 0 1 10 N -300 -150 -250 -150
A -275 -150 25 -1799 -1 0 1 10 F -300 -150 -250 -150
A -275 150 25 1 1799 0 1 10 F -250 150 -300 150
A -275 150 25 1 1799 0 1 10 N -250 150 -300 150
A -275 150 75 1 1799 0 1 20 N -200 150 -350 150
C -100 45 25 0 1 10 F
C 0 -230 50 0 1 0 F
S -10 -700 10 -660 0 0 0 N
S 400 -590 360 -610 0 0 0 N
S 400 -490 360 -510 0 0 0 N
S 400 -190 360 -210 0 0 0 N
S 400 -90 360 -110 0 0 0 N
S 400 10 360 -10 0 0 0 N
S 400 110 360 90 0 0 0 N
S 400 310 360 290 0 0 0 N
S 400 410 360 390 0 0 0 N
S 400 610 360 590 0 0 0 N
S -400 700 400 -700 0 1 10 f
S -300 -150 -250 150 0 1 10 F
S 75 70 125 120 0 1 10 F
P 2 0 1 20 -350 -150 -350 150 N
P 2 0 1 20 -200 150 -200 -150 N
P 2 0 1 20 0 -230 0 170 N
P 3 0 1 20 0 -130 -100 -30 -100 20 N
P 3 0 1 20 0 -80 100 20 100 70 N
P 4 0 1 10 -50 170 0 270 50 170 -50 170 F
X GND A1 0 -900 200 U 50 50 1 1 W
X GND A12 0 -900 200 U 50 50 1 1 P N
X VBUS A4 600 600 200 L 50 50 1 1 W
X CC1 A5 600 400 200 L 50 50 1 1 B
X D+ A6 600 -100 200 L 50 50 1 1 B
X D- A7 600 100 200 L 50 50 1 1 B
X SBU1 A8 600 -500 200 L 50 50 1 1 B
X VBUS A9 600 600 200 L 50 50 1 1 P N
X GND B1 0 -900 200 U 50 50 1 1 P N
X GND B12 0 -900 200 U 50 50 1 1 P N
X VBUS B4 600 600 200 L 50 50 1 1 P N
X CC2 B5 600 300 200 L 50 50 1 1 B
X D+ B6 600 -200 200 L 50 50 1 1 B
X D- B7 600 0 200 L 50 50 1 1 B
X SBU2 B8 600 -600 200 L 50 50 1 1 B
X VBUS B9 600 600 200 L 50 50 1 1 P N
X SHIELD S1 -300 -900 200 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C # Device_C
# #
DEF Device_C C 0 10 N Y 1 F N DEF Device_C C 0 10 N Y 1 F N
@ -287,6 +263,51 @@ X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Jumper_SolderJumper_2_Bridged
#
DEF Jumper_SolderJumper_2_Bridged JP 0 0 Y N 1 F N
F0 "JP" 0 80 50 H V C CNN
F1 "Jumper_SolderJumper_2_Bridged" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
SolderJumper*Bridged*
$ENDFPLIST
DRAW
A -10 0 40 901 -901 0 1 0 N -10 40 -10 -40
A -10 0 40 901 -901 0 1 0 F -10 40 -10 -40
A 10 0 40 -899 899 0 1 0 N 10 -40 10 40
A 10 0 40 -899 899 0 1 0 F 10 -40 10 40
S -20 20 20 -20 0 1 0 F
P 2 0 1 0 -10 40 -10 -40 N
P 2 0 1 0 10 40 10 -40 N
X A 1 -150 0 100 R 50 50 1 1 P
X B 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Jumper_SolderJumper_2_Open
#
DEF Jumper_SolderJumper_2_Open JP 0 0 Y N 1 F N
F0 "JP" 0 80 50 H V C CNN
F1 "Jumper_SolderJumper_2_Open" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
SolderJumper*Open*
$ENDFPLIST
DRAW
A -10 0 40 901 -901 0 1 0 N -10 40 -10 -40
A -10 0 40 901 -901 0 1 0 F -10 40 -10 -40
A 10 0 40 -899 899 0 1 0 N 10 -40 10 40
A 10 0 40 -899 899 0 1 0 F 10 -40 10 40
P 2 0 1 0 -10 40 -10 -40 N
P 2 0 1 0 10 40 10 -40 N
X A 1 -150 0 100 R 50 50 1 1 P
X B 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_ST_STM32F0_STM32F072C8Tx # MCU_ST_STM32F0_STM32F072C8Tx
# #
DEF MCU_ST_STM32F0_STM32F072C8Tx U 0 20 Y Y 1 F N DEF MCU_ST_STM32F0_STM32F072C8Tx U 0 20 Y Y 1 F N
@ -351,6 +372,21 @@ X VDDA 9 100 1500 100 D 50 50 1 1 W
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Mechanical_MountingHole
#
DEF Mechanical_MountingHole H 0 40 Y Y 1 F N
F0 "H" 0 200 50 H V C CNN
F1 "Mechanical_MountingHole" 0 125 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
MountingHole*
$ENDFPLIST
DRAW
C 0 0 50 0 1 50 N
ENDDRAW
ENDDEF
#
# Regulator_Linear_TLV71333PDBV # Regulator_Linear_TLV71333PDBV
# #
DEF Regulator_Linear_TLV71333PDBV U 0 10 Y Y 1 F N DEF Regulator_Linear_TLV71333PDBV U 0 10 Y Y 1 F N

View File

@ -51,4 +51,38 @@ X GND 3 0 -300 100 U 50 50 1 1 W
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# USB4110-GF-A-lib
#
DEF USB4110-GF-A-lib J 0 40 Y Y 1 L N
F0 "J" -500 450 50 H V L BNN
F1 "USB4110-GF-A-lib" -500 -600 50 H V L BNN
F2 "GCT_USB4110-GF-A" 0 0 50 H I L BNN
F3 "GCT" 0 0 50 H I L BNN
F4 "A" 0 0 50 H I L BNN
F5 "3.26 mm" 0 0 50 H I L BNN
F6 "Manufacturer Recommendations" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -500 -500 -500 400 N
P 2 0 0 10 -500 400 500 400 N
P 2 0 0 10 500 -500 -500 -500 N
P 2 0 0 10 500 400 500 -500 N
X GND A1/B12 700 -400 200 L 40 40 0 0 W
X VBUS A4/B9 700 300 200 L 40 40 0 0 W
X CC1 A5 -700 100 200 R 40 40 0 0 B
X DP1 A6 -700 0 200 R 40 40 0 0 B
X DN1 A7 -700 -100 200 R 40 40 0 0 B
X SBU1 A8 -700 -200 200 R 40 40 0 0 B
X GND B1/A12 700 -400 200 L 40 40 0 0 W
X VBUS B4/A9 700 300 200 L 40 40 0 0 W
X CC2 B5 700 100 200 L 40 40 0 0 B
X DP2 B6 700 0 200 L 40 40 0 0 B
X DN2 B7 700 -100 200 L 40 40 0 0 B
X SBU2 B8 700 -200 200 L 40 40 0 0 B
X GND S1 700 -400 200 L 40 40 0 0 W
X GND S2 700 -400 200 L 40 40 0 0 W
X GND S3 700 -400 200 L 40 40 0 0 W
X GND S4 700 -400 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
#End Library #End Library

File diff suppressed because it is too large Load Diff

View File

@ -26,24 +26,24 @@ ERC_TestSimilarLabels=1
version=1 version=1
PageLayoutDescrFile= PageLayoutDescrFile=
LastNetListRead= LastNetListRead=
CopperLayerCount=4 CopperLayerCount=2
BoardThickness=1.6 BoardThickness=1.6
AllowMicroVias=0 AllowMicroVias=0
AllowBlindVias=0 AllowBlindVias=0
RequireCourtyardDefinitions=0 RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1 ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2 MinTrackWidth=0.1524
MinViaDiameter=0.4 MinViaDiameter=0.508
MinViaDrill=0.3 MinViaDrill=0.254
MinMicroViaDiameter=0.2 MinMicroViaDiameter=0
MinMicroViaDrill=0.09999999999999999 MinMicroViaDrill=0
MinHoleToHole=0.25 MinHoleToHole=0.254
TrackWidth1=0.25 TrackWidth1=0.1524
TrackWidth2=0.3 TrackWidth2=0.3
TrackWidth3=0.4 TrackWidth3=0.4
TrackWidth4=0.5 TrackWidth4=0.5
ViaDiameter1=0.8 ViaDiameter1=0.6858
ViaDrill1=0.4 ViaDrill1=0.3302
dPairWidth1=0.2 dPairWidth1=0.2
dPairGap1=0.25 dPairGap1=0.25
dPairViaGap1=0.25 dPairViaGap1=0.25
@ -67,7 +67,7 @@ OthersTextSizeH=1
OthersTextSizeThickness=0.15 OthersTextSizeThickness=0.15
OthersTextItalic=0 OthersTextItalic=0
OthersTextUpright=1 OthersTextUpright=1
SolderMaskClearance=0.05 SolderMaskClearance=0.0508
SolderMaskMinWidth=0 SolderMaskMinWidth=0
SolderPasteClearance=0 SolderPasteClearance=0
SolderPasteRatio=-0 SolderPasteRatio=-0
@ -78,11 +78,11 @@ Enabled=1
[pcbnew/Layer.In1.Cu] [pcbnew/Layer.In1.Cu]
Name=In1.Cu Name=In1.Cu
Type=0 Type=0
Enabled=1 Enabled=0
[pcbnew/Layer.In2.Cu] [pcbnew/Layer.In2.Cu]
Name=In2.Cu Name=In2.Cu
Type=0 Type=0
Enabled=1 Enabled=0
[pcbnew/Layer.In3.Cu] [pcbnew/Layer.In3.Cu]
Name=In3.Cu Name=In3.Cu
Type=0 Type=0
@ -240,12 +240,12 @@ Enabled=0
[pcbnew/Netclasses] [pcbnew/Netclasses]
[pcbnew/Netclasses/Default] [pcbnew/Netclasses/Default]
Name=Default Name=Default
Clearance=0.2 Clearance=0.1524
TrackWidth=0.25 TrackWidth=0.1524
ViaDiameter=0.8 ViaDiameter=0.6858
ViaDrill=0.4 ViaDrill=0.3302
uViaDiameter=0.3 uViaDiameter=0.0508
uViaDrill=0.1 uViaDrill=0.0254
dPairWidth=0.2 dPairWidth=0.2
dPairGap=0.25 dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -1,3 +1,3 @@
(fp_lib_table (fp_lib_table
(lib (name libs)(type KiCad)(uri ${KIPRJMOD}/libs)(options "")(descr "")) (lib (name libs)(type KiCad)(uri ${KIPRJMOD}/fps)(options "")(descr ""))
) )

View File

@ -0,0 +1,43 @@
(module GCT_USB4110-GF-A (layer F.Cu) (tedit 5F3EE524)
(descr "")
(fp_text reference REF** (at -1.425 -3.135 0) (layer F.SilkS)
(effects (font (size 1.0 1.0) (thickness 0.015)))
)
(fp_text value GCT_USB4110-GF-A (at 5.56 7.265 0) (layer F.Fab)
(effects (font (size 1.0 1.0) (thickness 0.015)))
)
(fp_line (start -4.47 -1.07) (end -4.47 6.28) (layer F.Fab) (width 0.1))
(fp_line (start -4.47 6.28) (end 4.47 6.28) (layer F.Fab) (width 0.1))
(fp_line (start 4.47 6.28) (end 4.47 -1.07) (layer F.Fab) (width 0.1))
(fp_line (start 4.47 -1.07) (end -4.47 -1.07) (layer F.Fab) (width 0.1))
(fp_line (start -6.45 -1.9) (end 6.45 -1.9) (layer F.CrtYd) (width 0.05))
(fp_line (start 6.45 -1.9) (end 6.45 6.53) (layer F.CrtYd) (width 0.05))
(fp_line (start 6.45 6.53) (end -6.45 6.53) (layer F.CrtYd) (width 0.05))
(fp_line (start -6.45 6.53) (end -6.45 -1.9) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.47 4.79) (end -4.47 6.28) (layer F.SilkS) (width 0.2))
(fp_line (start -4.47 6.28) (end 4.47 6.28) (layer F.SilkS) (width 0.2))
(fp_line (start 4.47 6.28) (end 4.47 4.79) (layer F.SilkS) (width 0.2))
(fp_line (start -4.47 0.86) (end -4.47 2.07) (layer F.SilkS) (width 0.2))
(fp_line (start 4.47 0.86) (end 4.47 2.07) (layer F.SilkS) (width 0.2))
(fp_circle (center -3.78 -2.23) (end -3.68 -2.23) (layer F.SilkS) (width 0.2))
(fp_circle (center -3.78 -2.23) (end -3.68 -2.23) (layer F.Fab) (width 0.2))
(pad A1/B12 smd rect (at -3.2 -1.075) (size 0.6 1.15) (layers F.Cu F.Mask F.Paste))
(pad A4/B9 smd rect (at -2.4 -1.075) (size 0.6 1.15) (layers F.Cu F.Mask F.Paste))
(pad B4/A9 smd rect (at 2.4 -1.075) (size 0.6 1.15) (layers F.Cu F.Mask F.Paste))
(pad B1/A12 smd rect (at 3.2 -1.075) (size 0.6 1.15) (layers F.Cu F.Mask F.Paste))
(pad B8 smd rect (at -1.75 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad B5 smd rect (at 1.75 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad A5 smd rect (at -1.25 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad A8 smd rect (at 1.25 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad B7 smd rect (at -0.75 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad B6 smd rect (at 0.75 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad A6 smd rect (at -0.25 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad A7 smd rect (at 0.25 -1.075) (size 0.3 1.15) (layers F.Cu F.Mask F.Paste))
(pad S1 smd rect (at -5.11 -0.5) (size 2.18 2.0) (layers F.Cu F.Mask F.Paste))
(pad S2 smd rect (at 5.11 -0.5) (size 2.18 2.0) (layers F.Cu F.Mask F.Paste))
(pad S3 smd rect (at -5.11 3.43) (size 2.18 2.0) (layers F.Cu F.Mask F.Paste))
(pad S4 smd rect (at 5.11 3.43) (size 2.18 2.0) (layers F.Cu F.Mask F.Paste))
(pad None np_thru_hole circle (at -2.89 0.0) (size 0.65 0.65) (drill 0.65) (layers *.Cu *.Mask))
(pad None np_thru_hole circle (at 2.89 0.0) (size 0.65 0.65) (drill 0.65) (layers *.Cu *.Mask))
)

3
Board/lib.dcm Normal file
View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

65
Board/lib.lib Normal file
View File

@ -0,0 +1,65 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# SAMTEC-FTSH-105-01-X-DV
#
DEF SAMTEC-FTSH-105-01-X-DV J 0 40 Y Y 1 L N
F0 "J" 0 200 50 H V L BNN
F1 "SAMTEC-FTSH-105-01-X-DV" 0 -800 50 H V L BNN
F2 "SAMTEC-FTSH-105-01-X-DV" 0 0 50 H I L BNN
F3 "" 0 0 50 H I C CNN
DRAW
T 0 0 -700 90 0 0 0 >PARTNO Normal 0 L B
T 0 0 -900 90 0 0 0 SAMTEC-FTSH-105-01-X-DV Normal 0 L B
P 2 0 0 10 0 -600 0 200 N
P 2 0 0 10 0 200 799 200 N
P 2 0 0 10 799 -600 0 -600 N
P 2 0 0 10 799 200 799 -600 N
X 1 1 -200 0 200 R 40 40 0 0 P
X 10 10 1000 -400 200 L 40 40 0 0 P
X 2 2 1000 0 200 L 40 40 0 0 P
X 3 3 -200 -100 200 R 40 40 0 0 P
X 4 4 1000 -100 200 L 40 40 0 0 P
X 5 5 -200 -200 200 R 40 40 0 0 P
X 6 6 1000 -200 200 L 40 40 0 0 P
X 7 7 -200 -300 200 R 40 40 0 0 P
X 8 8 1000 -300 200 L 40 40 0 0 P
X 9 9 -200 -400 200 R 40 40 0 0 P
ENDDRAW
ENDDEF
#
# USB4110-GF-A
#
DEF USB4110-GF-A J 0 40 Y Y 1 L N
F0 "J" -500 450 50 H V L BNN
F1 "USB4110-GF-A" -500 -600 50 H V L BNN
F2 "GCT_USB4110-GF-A" 0 0 50 H I L BNN
F3 "GCT" 0 0 50 H I L BNN
F4 "A" 0 0 50 H I L BNN
F5 "3.26 mm" 0 0 50 H I L BNN
F6 "Manufacturer Recommendations" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -500 -500 -500 400 N
P 2 0 0 10 -500 400 500 400 N
P 2 0 0 10 500 -500 -500 -500 N
P 2 0 0 10 500 400 500 -500 N
X GND A1/B12 700 -400 200 L 40 40 0 0 W
X VBUS A4/B9 700 300 200 L 40 40 0 0 W
X CC1 A5 -700 100 200 R 40 40 0 0 B
X DP1 A6 -700 0 200 R 40 40 0 0 B
X DN1 A7 -700 -100 200 R 40 40 0 0 B
X SBU1 A8 -700 -200 200 R 40 40 0 0 B
X GND B1/A12 700 -400 200 L 40 40 0 0 W
X VBUS B4/A9 700 300 200 L 40 40 0 0 W
X CC2 B5 700 100 200 L 40 40 0 0 B
X DP2 B6 700 0 200 L 40 40 0 0 B
X DN2 B7 700 -100 200 L 40 40 0 0 B
X SBU2 B8 700 -200 200 L 40 40 0 0 B
X GND S1 700 -400 200 L 40 40 0 0 W
X GND S2 700 -400 200 L 40 40 0 0 W
X GND S3 700 -400 200 L 40 40 0 0 W
X GND S4 700 -400 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
#End Library

View File

@ -1,32 +0,0 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# SAMTEC-FTSH-105-01-X-DV
#
DEF SAMTEC-FTSH-105-01-X-DV J 0 40 Y Y 1 L N
F0 "J" 0 200 50 H V L BNN
F1 "SAMTEC-FTSH-105-01-X-DV" 0 -800 50 H V L BNN
F2 "SAMTEC-FTSH-105-01-X-DV" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 0 200 799 200 N
P 2 0 0 10 799 200 799 -600 N
P 2 0 0 10 799 -600 0 -600 N
P 2 0 0 10 0 -600 0 200 N
T 0 0 -700 90 0 0 0 >PARTNO Normal 0 L B
T 0 0 -900 90 0 0 0 SAMTEC-FTSH-105-01-X-DV Normal 0 L B
X 1 1 -200 -0 200 R 40 40 0 0 P
X 2 2 1000 -0 200 L 40 40 0 0 P
X 3 3 -200 -100 200 R 40 40 0 0 P
X 4 4 1000 -100 200 L 40 40 0 0 P
X 5 5 -200 -200 200 R 40 40 0 0 P
X 6 6 1000 -200 200 L 40 40 0 0 P
X 7 7 -200 -300 200 R 40 40 0 0 P
X 8 8 1000 -300 200 L 40 40 0 0 P
X 9 9 -200 -400 200 R 40 40 0 0 P
X 10 10 1000 -400 200 L 40 40 0 0 P
ENDDRAW
ENDDEF
#
# End Library

BIN
Board/plot/Board-Back.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 20 KiB

BIN
Board/plot/Board-Front.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 28 KiB

View File

@ -1,4 +1,5 @@
(sym_lib_table (sym_lib_table
(lib (name Board-rescue)(type Legacy)(uri ${KIPRJMOD}/Board-rescue.lib)(options "")(descr "")(disabled)) (lib (name Board-rescue)(type Legacy)(uri ${KIPRJMOD}/Board-rescue.lib)(options "")(descr "")(disabled))
(lib (name SAMTEC-FTSH-105-01-X-DV)(type Legacy)(uri ${KIPRJMOD}/libs/SAMTEC-FTSH-105-01-X-DV.lib)(options "")(descr "")) (lib (name SAMTEC-FTSH-105-01-X-DV)(type Legacy)(uri ${KIPRJMOD}/libs/SAMTEC-FTSH-105-01-X-DV.lib)(options "")(descr ""))
(lib (name lib)(type Legacy)(uri ${KIPRJMOD}/libs/lib.lib)(options "")(descr ""))
) )