Initial commit
commit
26e8d5119b
|
|
@ -0,0 +1,28 @@
|
|||
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
|
||||
# Format documentation: http://kicad-pcb.org/help/file-formats/
|
||||
|
||||
# Temporary files
|
||||
*.000
|
||||
*.bak
|
||||
*.bck
|
||||
*.kicad_pcb-bak
|
||||
*.kicad_sch-bak
|
||||
*.kicad_prl
|
||||
*.sch-bak
|
||||
*~
|
||||
_autosave-*
|
||||
*.tmp
|
||||
*-save.pro
|
||||
*-save.kicad_pcb
|
||||
fp-info-cache
|
||||
|
||||
# Netlist files (exported from Eeschema)
|
||||
*.net
|
||||
|
||||
# Autorouter files (exported from Pcbnew)
|
||||
*.dsn
|
||||
*.ses
|
||||
|
||||
# Exported BOM files
|
||||
*.xml
|
||||
*.csv
|
||||
|
|
@ -0,0 +1,236 @@
|
|||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# 74xGxx_74LVC1G79
|
||||
#
|
||||
DEF 74xGxx_74LVC1G79 U 0 40 Y Y 1 F N
|
||||
F0 "U" -100 200 50 H V C CNN
|
||||
F1 "74xGxx_74LVC1G79" 0 -200 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
ALIAS 74AUC1G79 74AUP1G79
|
||||
$FPLIST
|
||||
SOT*
|
||||
SG*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -150 150 150 -150 0 1 10 N
|
||||
X D 1 -250 100 100 R 40 40 1 1 I
|
||||
X C 2 -250 -100 100 R 40 40 1 1 I C
|
||||
X GND 3 0 -150 0 D 40 40 1 1 W N
|
||||
X Q 4 250 100 100 L 40 40 1 1 O
|
||||
X VCC 5 0 150 0 U 40 40 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Connector_Conn_01x04_Female
|
||||
#
|
||||
DEF Connector_Conn_01x04_Female J 0 40 Y N 1 F N
|
||||
F0 "J" 0 200 50 H V C CNN
|
||||
F1 "Connector_Conn_01x04_Female" 0 -300 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_1x??_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
A 0 -200 20 901 -901 1 1 6 N 0 -180 0 -220
|
||||
A 0 -100 20 901 -901 1 1 6 N 0 -80 0 -120
|
||||
A 0 0 20 901 -901 1 1 6 N 0 20 0 -20
|
||||
A 0 100 20 901 -901 1 1 6 N 0 120 0 80
|
||||
P 2 1 1 6 -50 -200 -20 -200 N
|
||||
P 2 1 1 6 -50 -100 -20 -100 N
|
||||
P 2 1 1 6 -50 0 -20 0 N
|
||||
P 2 1 1 6 -50 100 -20 100 N
|
||||
X Pin_1 1 -200 100 150 R 50 50 1 1 P
|
||||
X Pin_2 2 -200 0 150 R 50 50 1 1 P
|
||||
X Pin_3 3 -200 -100 150 R 50 50 1 1 P
|
||||
X Pin_4 4 -200 -200 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Connector_Conn_01x04_Male
|
||||
#
|
||||
DEF Connector_Conn_01x04_Male J 0 40 Y N 1 F N
|
||||
F0 "J" 0 200 50 H V C CNN
|
||||
F1 "Connector_Conn_01x04_Male" 0 -300 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_1x??_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S 34 -195 0 -205 1 1 6 F
|
||||
S 34 -95 0 -105 1 1 6 F
|
||||
S 34 5 0 -5 1 1 6 F
|
||||
S 34 105 0 95 1 1 6 F
|
||||
P 2 1 1 6 50 -200 34 -200 N
|
||||
P 2 1 1 6 50 -100 34 -100 N
|
||||
P 2 1 1 6 50 0 34 0 N
|
||||
P 2 1 1 6 50 100 34 100 N
|
||||
X Pin_1 1 200 100 150 L 50 50 1 1 P
|
||||
X Pin_2 2 200 0 150 L 50 50 1 1 P
|
||||
X Pin_3 3 200 -100 150 L 50 50 1 1 P
|
||||
X Pin_4 4 200 -200 150 L 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_LED
|
||||
#
|
||||
DEF Device_LED D 0 40 N N 1 F N
|
||||
F0 "D" 0 100 50 H V C CNN
|
||||
F1 "Device_LED" 0 -100 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
LED*
|
||||
LED_SMD:*
|
||||
LED_THT:*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
P 2 0 1 10 -50 -50 -50 50 N
|
||||
P 2 0 1 0 -50 0 50 0 N
|
||||
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
|
||||
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
|
||||
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
|
||||
X K 1 -150 0 100 R 50 50 1 1 P
|
||||
X A 2 150 0 100 L 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_Q_NMOS_GSD
|
||||
#
|
||||
DEF Device_Q_NMOS_GSD Q 0 0 Y N 1 F N
|
||||
F0 "Q" 200 50 50 H V L CNN
|
||||
F1 "Device_Q_NMOS_GSD" 200 -50 50 H V L CNN
|
||||
F2 "" 200 100 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
C 65 0 110 0 1 10 N
|
||||
C 100 -70 10 0 1 0 F
|
||||
C 100 70 10 0 1 0 F
|
||||
P 2 0 1 0 10 0 -100 0 N
|
||||
P 2 0 1 10 10 75 10 -75 N
|
||||
P 2 0 1 10 30 -50 30 -90 N
|
||||
P 2 0 1 10 30 20 30 -20 N
|
||||
P 2 0 1 10 30 90 30 50 N
|
||||
P 2 0 1 0 100 100 100 70 N
|
||||
P 3 0 1 0 100 -100 100 0 30 0 N
|
||||
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
|
||||
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
|
||||
P 4 0 1 0 110 20 115 15 145 15 150 10 N
|
||||
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
|
||||
X G 1 -200 0 100 R 50 50 1 1 I
|
||||
X S 2 100 -200 100 U 50 50 1 1 P
|
||||
X D 3 100 200 100 D 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_Q_PMOS_GSD
|
||||
#
|
||||
DEF Device_Q_PMOS_GSD Q 0 0 Y N 1 F N
|
||||
F0 "Q" 200 50 50 H V L CNN
|
||||
F1 "Device_Q_PMOS_GSD" 200 -50 50 H V L CNN
|
||||
F2 "" 200 100 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
C 65 0 110 0 1 10 N
|
||||
C 100 -70 10 0 1 0 F
|
||||
C 100 70 10 0 1 0 F
|
||||
P 2 0 1 0 10 0 -100 0 N
|
||||
P 2 0 1 10 10 75 10 -75 N
|
||||
P 2 0 1 10 30 -50 30 -90 N
|
||||
P 2 0 1 10 30 20 30 -20 N
|
||||
P 2 0 1 10 30 90 30 50 N
|
||||
P 2 0 1 0 100 100 100 70 N
|
||||
P 3 0 1 0 100 -100 100 0 30 0 N
|
||||
P 4 0 1 0 30 70 130 70 130 -70 30 -70 N
|
||||
P 4 0 1 0 90 0 50 15 50 -15 90 0 F
|
||||
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
|
||||
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
|
||||
X G 1 -200 0 100 R 50 50 1 1 I
|
||||
X S 2 100 -200 100 U 50 50 1 1 P
|
||||
X D 3 100 200 100 D 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_R
|
||||
#
|
||||
DEF Device_R R 0 0 N Y 1 F N
|
||||
F0 "R" 80 0 50 V V C CNN
|
||||
F1 "Device_R" 0 0 50 V V C CNN
|
||||
F2 "" -70 0 50 V I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
R_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -40 -100 40 100 0 1 10 N
|
||||
X ~ 1 0 150 50 D 50 50 1 1 P
|
||||
X ~ 2 0 -150 50 U 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Mechanical_MountingHole_Pad
|
||||
#
|
||||
DEF Mechanical_MountingHole_Pad H 0 40 N N 1 F N
|
||||
F0 "H" 0 250 50 H V C CNN
|
||||
F1 "Mechanical_MountingHole_Pad" 0 175 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
MountingHole*Pad*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
C 0 50 50 0 1 50 N
|
||||
X 1 1 0 -100 100 U 50 50 1 1 I
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Switch_SW_SPDT
|
||||
#
|
||||
DEF Switch_SW_SPDT SW 0 0 Y N 1 F N
|
||||
F0 "SW" 0 170 50 H V C CNN
|
||||
F1 "Switch_SW_SPDT" 0 -200 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
C -80 0 20 0 0 0 N
|
||||
C 80 -100 20 0 0 0 N
|
||||
C 80 100 20 0 1 0 N
|
||||
P 2 0 1 0 -60 10 65 90 N
|
||||
X A 1 200 100 100 L 50 50 1 1 P
|
||||
X B 2 -200 0 100 R 50 50 1 1 P
|
||||
X C 3 200 -100 100 L 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# power_GND
|
||||
#
|
||||
DEF power_GND #PWR 0 0 Y Y 1 F P
|
||||
F0 "#PWR" 0 -250 50 H I C CNN
|
||||
F1 "power_GND" 0 -150 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
|
||||
X GND 1 0 0 0 D 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# power_VDD
|
||||
#
|
||||
DEF power_VDD #PWR 0 0 Y Y 1 F P
|
||||
F0 "#PWR" 0 -150 50 H I C CNN
|
||||
F1 "power_VDD" 0 150 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
P 2 0 1 0 -30 50 0 100 N
|
||||
P 2 0 1 0 0 0 0 100 N
|
||||
P 2 0 1 0 0 100 30 50 N
|
||||
X VDD 1 0 0 0 U 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,17 @@
|
|||
(module AlignmentHole_3.2mm_M3 (layer F.Cu) (tedit 6184EC98)
|
||||
(descr "Mounting Hole 3.2mm, no annular, M3")
|
||||
(tags "mounting hole 3.2mm no annular m3")
|
||||
(attr virtual)
|
||||
(fp_text reference REF** (at 0 -4.2) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text value AlignmentHole_3.2mm_M3 (at 0 4.2) (layer F.Fab)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15))
|
||||
(fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05))
|
||||
(fp_text user %R (at 0.3 0) (layer F.Fab)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(pad "" np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Paste *.Mask))
|
||||
)
|
||||
|
|
@ -0,0 +1,59 @@
|
|||
(module LOGO (layer F.Cu)
|
||||
(at 0 0)
|
||||
(fp_text reference "G***" (at 0 0) (layer F.SilkS) hide
|
||||
(effects (font (thickness 0.3)))
|
||||
)
|
||||
(fp_text value "LOGO" (at 0.75 0) (layer F.SilkS) hide
|
||||
(effects (font (thickness 0.3)))
|
||||
)
|
||||
(fp_poly (pts (xy -3.050124 -0.871424) (xy -2.874344 -0.793408) (xy -2.722769 -0.650934) (xy -2.612250 -0.465215) (xy -2.556890 -0.265065) (xy -2.556698 -0.144409) (xy -2.577414 -0.059051) (xy -2.624450 0.092844)
|
||||
(xy -2.693542 0.298865) (xy -2.780430 0.546598) (xy -2.880849 0.823630) (xy -2.985572 1.104424) (xy -3.127401 1.484572) (xy -3.238706 1.795745) (xy -3.321928 2.046954) (xy -3.379512 2.247208)
|
||||
(xy -3.413900 2.405517) (xy -3.427534 2.530891) (xy -3.422856 2.632340) (xy -3.413213 2.681806) (xy -3.353575 2.780754) (xy -3.249134 2.821964) (xy -3.114783 2.807740) (xy -2.965414 2.740387)
|
||||
(xy -2.815920 2.622207) (xy -2.779120 2.583718) (xy -2.680489 2.468823) (xy -2.605265 2.362232) (xy -2.540138 2.239967) (xy -2.471796 2.078050) (xy -2.414246 1.926471) (xy -2.337031 1.744528)
|
||||
(xy -2.269387 1.642104) (xy -2.225505 1.615266) (xy -2.176863 1.615780) (xy -2.160029 1.656581) (xy -2.167905 1.757901) (xy -2.169974 1.773598) (xy -2.228492 2.005113) (xy -2.336539 2.250660)
|
||||
(xy -2.480405 2.489499) (xy -2.646381 2.700885) (xy -2.820756 2.864076) (xy -2.939662 2.938141) (xy -3.146268 2.998009) (xy -3.362388 2.996878) (xy -3.556652 2.936110) (xy -3.601649 2.909409)
|
||||
(xy -3.724940 2.805294) (xy -3.833279 2.681079) (xy -3.840743 2.670316) (xy -3.900796 2.560393) (xy -3.932493 2.441198) (xy -3.934266 2.300457) (xy -3.904548 2.125896) (xy -3.841772 1.905243)
|
||||
(xy -3.744370 1.626223) (xy -3.688415 1.477275) (xy -3.503501 0.985401) (xy -3.348959 0.559272) (xy -3.225520 0.201113) (xy -3.133916 -0.086852) (xy -3.074881 -0.302399) (xy -3.049146 -0.443305)
|
||||
(xy -3.048000 -0.467359) (xy -3.075518 -0.611048) (xy -3.158872 -0.691640) (xy -3.299265 -0.710009) (xy -3.368712 -0.700690) (xy -3.561732 -0.621850) (xy -3.740122 -0.462136) (xy -3.901593 -0.224433)
|
||||
(xy -4.043856 0.088370) (xy -4.084454 0.202378) (xy -4.142657 0.359583) (xy -4.192926 0.450962) (xy -4.245986 0.493271) (xy -4.275569 0.501068) (xy -4.335842 0.503143) (xy -4.356272 0.470173)
|
||||
(xy -4.346433 0.380633) (xy -4.341467 0.352902) (xy -4.294531 0.190566) (xy -4.211676 -0.011368) (xy -4.106984 -0.224173) (xy -3.994538 -0.419122) (xy -3.892918 -0.562145) (xy -3.707263 -0.732416)
|
||||
(xy -3.493269 -0.843363) (xy -3.268402 -0.891021) (xy -3.050124 -0.871424) )(layer F.SilkS) (width 0.010000)
|
||||
)
|
||||
(fp_poly (pts (xy 0.716486 -2.984369) (xy 1.081876 -2.983714) (xy 1.380074 -2.982144) (xy 1.619815 -2.979266) (xy 1.809838 -2.974691) (xy 1.958878 -2.968025) (xy 2.075673 -2.958878) (xy 2.168959 -2.946857)
|
||||
(xy 2.247474 -2.931570) (xy 2.319955 -2.912628) (xy 2.395137 -2.889637) (xy 2.395747 -2.889443) (xy 2.797673 -2.731339) (xy 3.130517 -2.534248) (xy 3.391366 -2.300378) (xy 3.577306 -2.031936)
|
||||
(xy 3.606108 -1.972390) (xy 3.671279 -1.760898) (xy 3.705356 -1.504643) (xy 3.708165 -1.233835) (xy 3.679530 -0.978683) (xy 3.619277 -0.769396) (xy 3.613153 -0.755685) (xy 3.446079 -0.493373)
|
||||
(xy 3.209050 -0.271422) (xy 2.909021 -0.094794) (xy 2.552951 0.031547) (xy 2.487083 0.047727) (xy 2.357426 0.082221) (xy 2.269129 0.114440) (xy 2.243667 0.133411) (xy 2.266614 0.181275)
|
||||
(xy 2.330106 0.286513) (xy 2.426121 0.437148) (xy 2.546634 0.621205) (xy 2.683622 0.826705) (xy 2.829062 1.041673) (xy 2.974931 1.254132) (xy 3.113205 1.452104) (xy 3.235861 1.623614)
|
||||
(xy 3.302863 1.714500) (xy 3.526606 1.995161) (xy 3.744819 2.235446) (xy 3.947653 2.425720) (xy 4.125259 2.556350) (xy 4.206551 2.598425) (xy 4.313241 2.657174) (xy 4.356306 2.727099)
|
||||
(xy 4.360333 2.769867) (xy 4.355597 2.820584) (xy 4.334572 2.858764) (xy 4.287029 2.885932) (xy 4.202742 2.903616) (xy 4.071482 2.913340) (xy 3.883022 2.916631) (xy 3.627135 2.915016)
|
||||
(xy 3.408557 2.911879) (xy 2.647281 2.899834) (xy 0.927515 0.232834) (xy 0.916223 0.231962) (xy 1.320261 0.231962) (xy 1.337596 0.270485) (xy 1.394968 0.369776) (xy 1.486154 0.519692)
|
||||
(xy 1.604932 0.710089) (xy 1.745079 0.930823) (xy 1.831880 1.065926) (xy 2.000715 1.327647) (xy 2.170379 1.590696) (xy 2.329962 1.838156) (xy 2.468555 2.053108) (xy 2.575247 2.218636)
|
||||
(xy 2.598194 2.254250) (xy 2.836832 2.624667) (xy 3.644909 2.624667) (xy 3.351013 2.275417) (xy 3.102901 1.965294) (xy 2.830473 1.597640) (xy 2.546812 1.190884) (xy 2.265000 0.763453)
|
||||
(xy 2.160003 0.597662) (xy 1.885840 0.159604) (xy 1.611079 0.187755) (xy 1.468206 0.204436) (xy 1.363192 0.220536) (xy 1.320261 0.231962) (xy 0.916223 0.231962) (xy 0.756951 0.219663)
|
||||
(xy 0.586388 0.206492) (xy 0.600111 1.329468) (xy 0.604396 1.687335) (xy 0.609569 1.969754) (xy 0.618723 2.185911) (xy 0.634948 2.344997) (xy 0.661335 2.456200) (xy 0.700977 2.528708)
|
||||
(xy 0.756964 2.571710) (xy 0.832388 2.594394) (xy 0.930341 2.605950) (xy 1.032204 2.613772) (xy 1.223653 2.639228) (xy 1.337538 2.681112) (xy 1.380075 2.743645) (xy 1.357481 2.831048)
|
||||
(xy 1.356115 2.833627) (xy 1.340988 2.857518) (xy 1.318052 2.876597) (xy 1.278468 2.891401) (xy 1.213398 2.902464) (xy 1.114004 2.910324) (xy 0.971447 2.915513) (xy 0.776888 2.918569)
|
||||
(xy 0.521490 2.920027) (xy 0.196413 2.920421) (xy -0.075573 2.920352) (xy -0.411506 2.919132) (xy -0.721489 2.915971) (xy -0.995065 2.911136) (xy -1.221780 2.904890) (xy -1.391177 2.897499)
|
||||
(xy -1.492800 2.889228) (xy -1.517121 2.883814) (xy -1.555854 2.818246) (xy -1.559454 2.747354) (xy -1.544223 2.694741) (xy -1.504509 2.659743) (xy -1.421979 2.634418) (xy -1.278299 2.610820)
|
||||
(xy -1.228576 2.603975) (xy -1.061260 2.577891) (xy -0.957545 2.549789) (xy -0.896605 2.511312) (xy -0.858237 2.455334) (xy -0.846364 2.414120) (xy -0.836436 2.337450) (xy -0.828356 2.219718)
|
||||
(xy -0.822030 2.055321) (xy -0.817362 1.838653) (xy -0.814258 1.564112) (xy -0.812622 1.226093) (xy -0.812360 0.818991) (xy -0.813376 0.337202) (xy -0.814994 -0.093759) (xy -0.816903 -0.626033)
|
||||
(xy -0.818407 -1.079937) (xy -0.820571 -1.461757) (xy -0.824459 -1.777775) (xy -0.831136 -2.034278) (xy -0.841665 -2.237548) (xy -0.857111 -2.393871) (xy -0.878538 -2.509532) (xy -0.907011 -2.590813)
|
||||
(xy -0.943595 -2.644001) (xy -0.989352 -2.675379) (xy -1.045349 -2.691232) (xy -1.112648 -2.697843) (xy -1.192315 -2.701499) (xy -1.257376 -2.705780) (xy -1.294509 -2.709333) (xy -0.529167 -2.709333)
|
||||
(xy -0.529167 2.624667) (xy -0.105833 2.624675) (xy 0.317500 2.624684) (xy 0.317500 0.031759) (xy 0.318079 -0.430730) (xy 0.319748 -0.869199) (xy 0.322046 -1.221349) (xy 0.592667 -1.221349)
|
||||
(xy 0.592667 -0.127000) (xy 0.963083 -0.127661) (xy 1.170804 -0.135099) (xy 1.381913 -0.154163) (xy 1.555944 -0.181009) (xy 1.579493 -0.186202) (xy 1.809863 -0.271739) (xy 1.988268 -0.410015)
|
||||
(xy 2.116350 -0.604866) (xy 2.195753 -0.860128) (xy 2.228118 -1.179640) (xy 2.215090 -1.567237) (xy 2.207273 -1.652349) (xy 2.162661 -1.955488) (xy 2.092962 -2.188952) (xy 1.991497 -2.365705)
|
||||
(xy 1.851588 -2.498713) (xy 1.735289 -2.568657) (xy 1.676525 -2.591375) (xy 2.244211 -2.591375) (xy 2.350081 -2.360125) (xy 2.451764 -2.085866) (xy 2.512076 -1.788519) (xy 2.534154 -1.447510)
|
||||
(xy 2.529160 -1.185333) (xy 2.511202 -0.925360) (xy 2.479309 -0.716261) (xy 2.426506 -0.524532) (xy 2.350673 -0.328083) (xy 2.344288 -0.271875) (xy 2.394478 -0.255700) (xy 2.508212 -0.279237)
|
||||
(xy 2.619809 -0.315786) (xy 2.833572 -0.414540) (xy 3.034727 -0.548618) (xy 3.195786 -0.697977) (xy 3.258673 -0.781559) (xy 3.355556 -1.005201) (xy 3.405073 -1.267905) (xy 3.403136 -1.535966)
|
||||
(xy 3.370501 -1.703563) (xy 3.262327 -1.936201) (xy 3.085628 -2.153445) (xy 2.856531 -2.341564) (xy 2.591160 -2.486827) (xy 2.360355 -2.563726) (xy 2.244211 -2.591375) (xy 1.676525 -2.591375)
|
||||
(xy 1.514041 -2.654190) (xy 1.286423 -2.695566) (xy 1.068915 -2.694615) (xy 0.877993 -2.653167) (xy 0.730135 -2.573054) (xy 0.641821 -2.456105) (xy 0.638369 -2.446801) (xy 0.623500 -2.359670)
|
||||
(xy 0.611221 -2.195592) (xy 0.601818 -1.962254) (xy 0.595580 -1.667344) (xy 0.592791 -1.318551) (xy 0.592667 -1.221349) (xy 0.322046 -1.221349) (xy 0.322404 -1.276127) (xy 0.325946 -1.643993)
|
||||
(xy 0.330271 -1.965279) (xy 0.335277 -2.232463) (xy 0.340860 -2.438026) (xy 0.346920 -2.574447) (xy 0.353354 -2.634206) (xy 0.353779 -2.635250) (xy 0.363368 -2.667807) (xy 0.345102 -2.689154)
|
||||
(xy 0.285636 -2.701626) (xy 0.171627 -2.707558) (xy -0.010270 -2.709285) (xy -0.069554 -2.709333) (xy -0.529167 -2.709333) (xy -1.294509 -2.709333) (xy -1.409150 -2.720302) (xy -1.495199 -2.737637)
|
||||
(xy -1.534173 -2.767616) (xy -1.544723 -2.820072) (xy -1.545167 -2.857500) (xy -1.545167 -2.984500) (xy 0.275167 -2.984500) (xy 0.716486 -2.984369) )(layer F.SilkS) (width 0.010000)
|
||||
)
|
||||
(fp_poly (pts (xy -2.345148 -2.721045) (xy -2.244151 -2.639159) (xy -2.204767 -2.520975) (xy -2.231431 -2.381457) (xy -2.328579 -2.235573) (xy -2.345267 -2.218266) (xy -2.491020 -2.112579) (xy -2.641541 -2.071200)
|
||||
(xy -2.777731 -2.096641) (xy -2.850939 -2.151750) (xy -2.917827 -2.279728) (xy -2.916555 -2.420553) (xy -2.857707 -2.555960) (xy -2.751867 -2.667684) (xy -2.609619 -2.737459) (xy -2.503324 -2.751666)
|
||||
(xy -2.345148 -2.721045) )(layer F.SilkS) (width 0.010000)
|
||||
)
|
||||
)
|
||||
|
|
@ -0,0 +1,239 @@
|
|||
update=Sun 31 Oct 2021 04:47:34 PM CET
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[pcbnew]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
LastNetListRead=
|
||||
CopperLayerCount=4
|
||||
BoardThickness=1.6
|
||||
AllowMicroVias=0
|
||||
AllowBlindVias=0
|
||||
RequireCourtyardDefinitions=0
|
||||
ProhibitOverlappingCourtyards=1
|
||||
MinTrackWidth=0.2
|
||||
MinViaDiameter=0.4
|
||||
MinViaDrill=0.3
|
||||
MinMicroViaDiameter=0.2
|
||||
MinMicroViaDrill=0.09999999999999999
|
||||
MinHoleToHole=0.25
|
||||
TrackWidth1=0.2
|
||||
TrackWidth2=0.5
|
||||
ViaDiameter1=0.6
|
||||
ViaDrill1=0.3
|
||||
dPairWidth1=0.2
|
||||
dPairGap1=0.25
|
||||
dPairViaGap1=0.25
|
||||
SilkLineWidth=0.12
|
||||
SilkTextSizeV=1
|
||||
SilkTextSizeH=1
|
||||
SilkTextSizeThickness=0.15
|
||||
SilkTextItalic=0
|
||||
SilkTextUpright=1
|
||||
CopperLineWidth=0.2
|
||||
CopperTextSizeV=1.5
|
||||
CopperTextSizeH=1.5
|
||||
CopperTextThickness=0.3
|
||||
CopperTextItalic=0
|
||||
CopperTextUpright=1
|
||||
EdgeCutLineWidth=0.05
|
||||
CourtyardLineWidth=0.05
|
||||
OthersLineWidth=0.15
|
||||
OthersTextSizeV=1
|
||||
OthersTextSizeH=1
|
||||
OthersTextSizeThickness=0.15
|
||||
OthersTextItalic=0
|
||||
OthersTextUpright=1
|
||||
SolderMaskClearance=0
|
||||
SolderMaskMinWidth=0
|
||||
SolderPasteClearance=0
|
||||
SolderPasteRatio=-0
|
||||
[pcbnew/Layer.F.Cu]
|
||||
Name=F.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In1.Cu]
|
||||
Name=In1.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In2.Cu]
|
||||
Name=In2.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In3.Cu]
|
||||
Name=In3.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In4.Cu]
|
||||
Name=In4.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In5.Cu]
|
||||
Name=In5.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In6.Cu]
|
||||
Name=In6.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In7.Cu]
|
||||
Name=In7.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In8.Cu]
|
||||
Name=In8.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In9.Cu]
|
||||
Name=In9.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In10.Cu]
|
||||
Name=In10.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In11.Cu]
|
||||
Name=In11.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In12.Cu]
|
||||
Name=In12.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In13.Cu]
|
||||
Name=In13.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In14.Cu]
|
||||
Name=In14.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In15.Cu]
|
||||
Name=In15.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In16.Cu]
|
||||
Name=In16.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In17.Cu]
|
||||
Name=In17.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In18.Cu]
|
||||
Name=In18.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In19.Cu]
|
||||
Name=In19.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In20.Cu]
|
||||
Name=In20.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In21.Cu]
|
||||
Name=In21.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In22.Cu]
|
||||
Name=In22.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In23.Cu]
|
||||
Name=In23.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In24.Cu]
|
||||
Name=In24.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In25.Cu]
|
||||
Name=In25.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In26.Cu]
|
||||
Name=In26.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In27.Cu]
|
||||
Name=In27.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In28.Cu]
|
||||
Name=In28.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In29.Cu]
|
||||
Name=In29.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In30.Cu]
|
||||
Name=In30.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.B.Cu]
|
||||
Name=B.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Dwgs.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Cmts.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco1.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco2.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Edge.Cuts]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Margin]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Rescue]
|
||||
Enabled=0
|
||||
[pcbnew/Netclasses]
|
||||
[pcbnew/Netclasses/Default]
|
||||
Name=Default
|
||||
Clearance=0.2
|
||||
TrackWidth=0.2
|
||||
ViaDiameter=0.6
|
||||
ViaDrill=0.3
|
||||
uViaDiameter=0.3
|
||||
uViaDrill=0.1
|
||||
dPairWidth=0.2
|
||||
dPairGap=0.25
|
||||
dPairViaGap=0.25
|
||||
|
|
@ -0,0 +1,111 @@
|
|||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 9 43
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L 74xGxx:74LVC1G79 U?
|
||||
U 1 1 617F83E0
|
||||
P 5600 3800
|
||||
AR Path="/617F83E0" Ref="U?" Part="1"
|
||||
AR Path="/617F77F8/617F83E0" Ref="U1" Part="1"
|
||||
AR Path="/617F9D75/617F83E0" Ref="U2" Part="1"
|
||||
AR Path="/617FB4EC/617F83E0" Ref="U3" Part="1"
|
||||
AR Path="/618026B5/617F83E0" Ref="U4" Part="1"
|
||||
AR Path="/61802BAA/617F83E0" Ref="U5" Part="1"
|
||||
AR Path="/617F0BFE/617F83E0" Ref="U6" Part="1"
|
||||
AR Path="/6180F852/617F83E0" Ref="U7" Part="1"
|
||||
AR Path="/61827E85/617F83E0" Ref="U8" Part="1"
|
||||
AR Path="/6187BF05/617F83E0" Ref="U9" Part="1"
|
||||
AR Path="/6189E1B8/617F83E0" Ref="U10" Part="1"
|
||||
AR Path="/618AD774/617F83E0" Ref="U11" Part="1"
|
||||
AR Path="/618BDD8A/617F83E0" Ref="U12" Part="1"
|
||||
AR Path="/6191B1A4/617F83E0" Ref="U13" Part="1"
|
||||
AR Path="/61921364/617F83E0" Ref="U14" Part="1"
|
||||
AR Path="/61962662/617F83E0" Ref="U?" Part="1"
|
||||
AR Path="/6196C12E/617F83E0" Ref="U15" Part="1"
|
||||
F 0 "U15" H 5600 4117 50 0000 C CNN
|
||||
F 1 "B" H 5600 4026 50 0000 C CNN
|
||||
F 2 "Package_TO_SOT_SMD:SOT-353_SC-70-5" H 5600 3800 50 0001 C CNN
|
||||
F 3 "http://www.ti.com/lit/sg/scyt129e/scyt129e.pdf" H 5600 3800 50 0001 C CNN
|
||||
1 5600 3800
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5350 3900 5150 3900
|
||||
$Comp
|
||||
L power:GND #PWR?
|
||||
U 1 1 617F83E9
|
||||
P 5600 3950
|
||||
AR Path="/617F83E9" Ref="#PWR?" Part="1"
|
||||
AR Path="/617F77F8/617F83E9" Ref="#PWR0103" Part="1"
|
||||
AR Path="/617F9D75/617F83E9" Ref="#PWR0105" Part="1"
|
||||
AR Path="/617FB4EC/617F83E9" Ref="#PWR0107" Part="1"
|
||||
AR Path="/618026B5/617F83E9" Ref="#PWR0109" Part="1"
|
||||
AR Path="/61802BAA/617F83E9" Ref="#PWR0111" Part="1"
|
||||
AR Path="/617F0BFE/617F83E9" Ref="#PWR0129" Part="1"
|
||||
AR Path="/6180F852/617F83E9" Ref="#PWR0131" Part="1"
|
||||
AR Path="/61827E85/617F83E9" Ref="#PWR0133" Part="1"
|
||||
AR Path="/6187BF05/617F83E9" Ref="#PWR0135" Part="1"
|
||||
AR Path="/6189E1B8/617F83E9" Ref="#PWR0137" Part="1"
|
||||
AR Path="/618AD774/617F83E9" Ref="#PWR0139" Part="1"
|
||||
AR Path="/618BDD8A/617F83E9" Ref="#PWR0141" Part="1"
|
||||
AR Path="/6191B1A4/617F83E9" Ref="#PWR0143" Part="1"
|
||||
AR Path="/61921364/617F83E9" Ref="#PWR0145" Part="1"
|
||||
AR Path="/61962662/617F83E9" Ref="#PWR?" Part="1"
|
||||
AR Path="/6196C12E/617F83E9" Ref="#PWR0147" Part="1"
|
||||
F 0 "#PWR0147" H 5600 3700 50 0001 C CNN
|
||||
F 1 "GND" H 5605 3777 50 0000 C CNN
|
||||
F 2 "" H 5600 3950 50 0001 C CNN
|
||||
F 3 "" H 5600 3950 50 0001 C CNN
|
||||
1 5600 3950
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5600 3400 5600 3650
|
||||
Wire Wire Line
|
||||
4950 3700 5350 3700
|
||||
$Comp
|
||||
L power:VDD #PWR0104
|
||||
U 1 1 617F880C
|
||||
P 5600 3400
|
||||
AR Path="/617F77F8/617F880C" Ref="#PWR0104" Part="1"
|
||||
AR Path="/617F9D75/617F880C" Ref="#PWR0106" Part="1"
|
||||
AR Path="/617FB4EC/617F880C" Ref="#PWR0108" Part="1"
|
||||
AR Path="/618026B5/617F880C" Ref="#PWR0110" Part="1"
|
||||
AR Path="/61802BAA/617F880C" Ref="#PWR0112" Part="1"
|
||||
AR Path="/617F0BFE/617F880C" Ref="#PWR0130" Part="1"
|
||||
AR Path="/6180F852/617F880C" Ref="#PWR0132" Part="1"
|
||||
AR Path="/61827E85/617F880C" Ref="#PWR0134" Part="1"
|
||||
AR Path="/6187BF05/617F880C" Ref="#PWR0136" Part="1"
|
||||
AR Path="/6189E1B8/617F880C" Ref="#PWR0138" Part="1"
|
||||
AR Path="/618AD774/617F880C" Ref="#PWR0140" Part="1"
|
||||
AR Path="/618BDD8A/617F880C" Ref="#PWR0142" Part="1"
|
||||
AR Path="/6191B1A4/617F880C" Ref="#PWR0144" Part="1"
|
||||
AR Path="/61921364/617F880C" Ref="#PWR0146" Part="1"
|
||||
AR Path="/61962662/617F880C" Ref="#PWR?" Part="1"
|
||||
AR Path="/6196C12E/617F880C" Ref="#PWR0148" Part="1"
|
||||
F 0 "#PWR0148" H 5600 3250 50 0001 C CNN
|
||||
F 1 "VDD" H 5615 3573 50 0000 C CNN
|
||||
F 2 "" H 5600 3400 50 0001 C CNN
|
||||
F 3 "" H 5600 3400 50 0001 C CNN
|
||||
1 5600 3400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text HLabel 4950 3700 0 50 Input ~ 0
|
||||
in
|
||||
Text HLabel 5850 3700 2 50 Output ~ 0
|
||||
out
|
||||
Text GLabel 5150 3900 0 50 Input ~ 0
|
||||
CK
|
||||
$EndSCHEMATC
|
||||
|
|
@ -0,0 +1,3 @@
|
|||
(fp_lib_table
|
||||
(lib (name adder)(type KiCad)(uri ${KIPRJMOD}/adder.pretty)(options "")(descr ""))
|
||||
)
|
||||
|
|
@ -0,0 +1,105 @@
|
|||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 27 43
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Device:Q_NMOS_GSD Q6
|
||||
U 1 1 617FD6EC
|
||||
P 5350 4100
|
||||
AR Path="/617FD278/617FD6EC" Ref="Q6" Part="1"
|
||||
AR Path="/61801128/617FD6EC" Ref="Q7" Part="1"
|
||||
AR Path="/6180167A/617FD6EC" Ref="Q8" Part="1"
|
||||
AR Path="/61801B8B/617FD6EC" Ref="Q9" Part="1"
|
||||
AR Path="/618020CC/617FD6EC" Ref="Q10" Part="1"
|
||||
AR Path="/617F2465/617FD6EC" Ref="Q16" Part="1"
|
||||
AR Path="/617F3F28/617FD6EC" Ref="Q17" Part="1"
|
||||
AR Path="/617F542F/617FD6EC" Ref="Q18" Part="1"
|
||||
AR Path="/617F68DA/617FD6EC" Ref="Q19" Part="1"
|
||||
AR Path="/6180E2AE/617FD6EC" Ref="Q20" Part="1"
|
||||
AR Path="/618F6378/617FD6EC" Ref="Q24" Part="1"
|
||||
AR Path="/61902300/617FD6EC" Ref="Q25" Part="1"
|
||||
AR Path="/61902305/617FD6EC" Ref="Q26" Part="1"
|
||||
AR Path="/6196265E/617FD6EC" Ref="Q?" Part="1"
|
||||
AR Path="/6196C12A/617FD6EC" Ref="Q28" Part="1"
|
||||
F 0 "Q28" H 5554 4146 50 0000 L CNN
|
||||
F 1 "N" H 5554 4055 50 0000 L CNN
|
||||
F 2 "Package_TO_SOT_SMD:SOT-523" H 5550 4200 50 0001 C CNN
|
||||
F 3 "~" H 5350 4100 50 0001 C CNN
|
||||
1 5350 4100
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text HLabel 5450 3900 2 50 Input ~ 0
|
||||
source
|
||||
Text HLabel 5600 4300 2 50 Output ~ 0
|
||||
drain
|
||||
Text HLabel 5150 4100 0 50 Input ~ 0
|
||||
gate
|
||||
$Comp
|
||||
L Device:LED D6
|
||||
U 1 1 617FF64C
|
||||
P 5150 4250
|
||||
AR Path="/617FD278/617FF64C" Ref="D6" Part="1"
|
||||
AR Path="/61801128/617FF64C" Ref="D7" Part="1"
|
||||
AR Path="/6180167A/617FF64C" Ref="D8" Part="1"
|
||||
AR Path="/61801B8B/617FF64C" Ref="D9" Part="1"
|
||||
AR Path="/618020CC/617FF64C" Ref="D10" Part="1"
|
||||
AR Path="/617F2465/617FF64C" Ref="D16" Part="1"
|
||||
AR Path="/617F3F28/617FF64C" Ref="D17" Part="1"
|
||||
AR Path="/617F542F/617FF64C" Ref="D18" Part="1"
|
||||
AR Path="/617F68DA/617FF64C" Ref="D19" Part="1"
|
||||
AR Path="/6180E2AE/617FF64C" Ref="D20" Part="1"
|
||||
AR Path="/618F6378/617FF64C" Ref="D24" Part="1"
|
||||
AR Path="/61902300/617FF64C" Ref="D25" Part="1"
|
||||
AR Path="/61902305/617FF64C" Ref="D26" Part="1"
|
||||
AR Path="/6196265E/617FF64C" Ref="D?" Part="1"
|
||||
AR Path="/6196C12A/617FF64C" Ref="D28" Part="1"
|
||||
F 0 "D28" V 5189 4132 50 0000 R CNN
|
||||
F 1 "L" V 5098 4132 50 0000 R CNN
|
||||
F 2 "LED_SMD:LED_0402_1005Metric" H 5150 4250 50 0001 C CNN
|
||||
F 3 "~" H 5150 4250 50 0001 C CNN
|
||||
1 5150 4250
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R R6
|
||||
U 1 1 618000C0
|
||||
P 5300 4400
|
||||
AR Path="/617FD278/618000C0" Ref="R6" Part="1"
|
||||
AR Path="/61801128/618000C0" Ref="R7" Part="1"
|
||||
AR Path="/6180167A/618000C0" Ref="R8" Part="1"
|
||||
AR Path="/61801B8B/618000C0" Ref="R9" Part="1"
|
||||
AR Path="/618020CC/618000C0" Ref="R10" Part="1"
|
||||
AR Path="/617F2465/618000C0" Ref="R24" Part="1"
|
||||
AR Path="/617F3F28/618000C0" Ref="R25" Part="1"
|
||||
AR Path="/617F542F/618000C0" Ref="R26" Part="1"
|
||||
AR Path="/617F68DA/618000C0" Ref="R27" Part="1"
|
||||
AR Path="/6180E2AE/618000C0" Ref="R28" Part="1"
|
||||
AR Path="/618F6378/618000C0" Ref="R32" Part="1"
|
||||
AR Path="/61902300/618000C0" Ref="R33" Part="1"
|
||||
AR Path="/61902305/618000C0" Ref="R34" Part="1"
|
||||
AR Path="/6196265E/618000C0" Ref="R?" Part="1"
|
||||
AR Path="/6196C12A/618000C0" Ref="R36" Part="1"
|
||||
F 0 "R36" V 5093 4400 50 0000 C CNN
|
||||
F 1 "68" V 5184 4400 50 0000 C CNN
|
||||
F 2 "Resistor_SMD:R_0402_1005Metric" V 5230 4400 50 0001 C CNN
|
||||
F 3 "~" H 5300 4400 50 0001 C CNN
|
||||
1 5300 4400
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5450 4400 5450 4300
|
||||
Wire Wire Line
|
||||
5600 4300 5450 4300
|
||||
Connection ~ 5450 4300
|
||||
$EndSCHEMATC
|
||||
|
|
@ -0,0 +1,112 @@
|
|||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 2 43
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
Wire Wire Line
|
||||
5750 4500 5750 4050
|
||||
$Comp
|
||||
L Device:LED D?
|
||||
U 1 1 617F3A70
|
||||
P 5450 3700
|
||||
AR Path="/617F3A70" Ref="D?" Part="1"
|
||||
AR Path="/617F1E57/617F3A70" Ref="D1" Part="1"
|
||||
AR Path="/617F496C/617F3A70" Ref="D2" Part="1"
|
||||
AR Path="/617F49C9/617F3A70" Ref="D3" Part="1"
|
||||
AR Path="/617FA69E/617F3A70" Ref="D4" Part="1"
|
||||
AR Path="/617FA71E/617F3A70" Ref="D5" Part="1"
|
||||
AR Path="/617EA119/617F3A70" Ref="D11" Part="1"
|
||||
AR Path="/617EB758/617F3A70" Ref="D12" Part="1"
|
||||
AR Path="/617ECBC3/617F3A70" Ref="D13" Part="1"
|
||||
AR Path="/617EDFF6/617F3A70" Ref="D14" Part="1"
|
||||
AR Path="/617EF7A1/617F3A70" Ref="D15" Part="1"
|
||||
AR Path="/6188A626/617F3A70" Ref="D21" Part="1"
|
||||
AR Path="/6188F5BD/617F3A70" Ref="D22" Part="1"
|
||||
AR Path="/61894615/617F3A70" Ref="D?" Part="1"
|
||||
AR Path="/6189461A/617F3A70" Ref="D23" Part="1"
|
||||
AR Path="/61962659/617F3A70" Ref="D?" Part="1"
|
||||
AR Path="/6196C125/617F3A70" Ref="D27" Part="1"
|
||||
F 0 "D1" V 5489 3582 50 0000 R CNN
|
||||
F 1 "L" V 5398 3582 50 0000 R CNN
|
||||
F 2 "LED_SMD:LED_0402_1005Metric" H 5450 3700 50 0001 C CNN
|
||||
F 3 "~" H 5450 3700 50 0001 C CNN
|
||||
1 5450 3700
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R R?
|
||||
U 1 1 617F3A76
|
||||
P 5600 3550
|
||||
AR Path="/617F3A76" Ref="R?" Part="1"
|
||||
AR Path="/617F1E57/617F3A76" Ref="R1" Part="1"
|
||||
AR Path="/617F496C/617F3A76" Ref="R2" Part="1"
|
||||
AR Path="/617F49C9/617F3A76" Ref="R3" Part="1"
|
||||
AR Path="/617FA69E/617F3A76" Ref="R4" Part="1"
|
||||
AR Path="/617FA71E/617F3A76" Ref="R5" Part="1"
|
||||
AR Path="/617EA119/617F3A76" Ref="R19" Part="1"
|
||||
AR Path="/617EB758/617F3A76" Ref="R20" Part="1"
|
||||
AR Path="/617ECBC3/617F3A76" Ref="R21" Part="1"
|
||||
AR Path="/617EDFF6/617F3A76" Ref="R22" Part="1"
|
||||
AR Path="/617EF7A1/617F3A76" Ref="R23" Part="1"
|
||||
AR Path="/6188A626/617F3A76" Ref="R29" Part="1"
|
||||
AR Path="/6188F5BD/617F3A76" Ref="R30" Part="1"
|
||||
AR Path="/61894615/617F3A76" Ref="R?" Part="1"
|
||||
AR Path="/6189461A/617F3A76" Ref="R31" Part="1"
|
||||
AR Path="/61962659/617F3A76" Ref="R?" Part="1"
|
||||
AR Path="/6196C125/617F3A76" Ref="R35" Part="1"
|
||||
F 0 "R1" H 5670 3596 50 0000 L CNN
|
||||
F 1 "68" H 5670 3505 50 0000 L CNN
|
||||
F 2 "Resistor_SMD:R_0402_1005Metric" V 5530 3550 50 0001 C CNN
|
||||
F 3 "~" H 5600 3550 50 0001 C CNN
|
||||
1 5600 3550
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5750 3650 5750 3550
|
||||
Wire Wire Line
|
||||
5750 3550 5750 3300
|
||||
Connection ~ 5750 3550
|
||||
Text HLabel 5750 3300 0 50 Input ~ 0
|
||||
source
|
||||
Text HLabel 5750 4500 2 50 Output ~ 0
|
||||
drain
|
||||
Text HLabel 5450 3850 0 50 Input ~ 0
|
||||
gate
|
||||
$Comp
|
||||
L Device:Q_PMOS_GSD Q2
|
||||
U 1 1 6181BDCD
|
||||
P 5650 3850
|
||||
AR Path="/617F496C/6181BDCD" Ref="Q2" Part="1"
|
||||
AR Path="/617F1E57/6181BDCD" Ref="Q1" Part="1"
|
||||
AR Path="/617F49C9/6181BDCD" Ref="Q3" Part="1"
|
||||
AR Path="/617FA69E/6181BDCD" Ref="Q4" Part="1"
|
||||
AR Path="/617FA71E/6181BDCD" Ref="Q5" Part="1"
|
||||
AR Path="/617EA119/6181BDCD" Ref="Q11" Part="1"
|
||||
AR Path="/617EB758/6181BDCD" Ref="Q12" Part="1"
|
||||
AR Path="/617ECBC3/6181BDCD" Ref="Q13" Part="1"
|
||||
AR Path="/617EDFF6/6181BDCD" Ref="Q14" Part="1"
|
||||
AR Path="/617EF7A1/6181BDCD" Ref="Q15" Part="1"
|
||||
AR Path="/6188A626/6181BDCD" Ref="Q21" Part="1"
|
||||
AR Path="/6188F5BD/6181BDCD" Ref="Q22" Part="1"
|
||||
AR Path="/61894615/6181BDCD" Ref="Q?" Part="1"
|
||||
AR Path="/6189461A/6181BDCD" Ref="Q23" Part="1"
|
||||
AR Path="/61962659/6181BDCD" Ref="Q?" Part="1"
|
||||
AR Path="/6196C125/6181BDCD" Ref="Q27" Part="1"
|
||||
F 0 "Q1" H 5855 3804 50 0000 L CNN
|
||||
F 1 "P" H 5855 3895 50 0000 L CNN
|
||||
F 2 "Package_TO_SOT_SMD:SOT-523" H 5850 3950 50 0001 C CNN
|
||||
F 3 "~" H 5650 3850 50 0001 C CNN
|
||||
1 5650 3850
|
||||
1 0 0 1
|
||||
$EndComp
|
||||
$EndSCHEMATC
|
||||
Loading…
Reference in New Issue